

QNX V6.5 ON PPC

© Copyright Dedicated Systems Experts NV. All rights reserved, no part of the contents of this document may be reproduced or transmitted in any form or by any means without the written permission of Dedicated Systems Experts NV, Diepenbeemd 5, B-1650 Beersel, Belgium.

Authors: Luc Perneel^(1, 2), Hasan Fayyad-Kazan⁽²⁾ and Martin Timmerman^(1, 2, 3)

1: Dedicated Systems Experts, 2: VUB-Brussels, 3: RMA-Brussels

Disclaimer

Although all care has been taken to obtain correct information and accurate test results, Dedicated Systems Experts, VUB-Brussels, RMA-Brussels and the authors cannot be liable for any incidental or consequential damages (including damages for loss of business, profits or the like) arising out of the use of the information provided in this report, even if these organisations and authors have been advised of the possibility of such damages.

<http://www.dedicated-systems.com>

E-mail: info@dedicated-systems.com

EVALUATION REPORT LICENSE

This is a legal agreement between you (the downloader of this document) and/or your company and the company DEDICATED SYSTEMS EXPERTS NV, Diepenbeemd 5, B-1650 Beersel, Belgium.
It is not possible to download this document without registering and accepting this agreement on-line.

1. **GRANT.** Subject to the provisions contained herein, Dedicated Systems Experts hereby grants you a non-exclusive license to use its accompanying proprietary evaluation report for projects where you or your company are involved as major contractor or subcontractor. You are not entitled to support or telephone assistance in connection with this license.
2. **PRODUCT.** Dedicated Systems Experts shall furnish the evaluation report to you electronically via Internet. This license does not grant you any right to any enhancement or update to the document.
3. **TITLE.** Title, ownership rights, and intellectual property rights in and to the document shall remain in Dedicated Systems Experts and/or its suppliers or evaluated product manufacturers. The copyright laws of Belgium and all international copyright treaties protect the documents.
4. **CONTENT.** Title, ownership rights, and an intellectual property right in and to the content accessed through the document is the property of the applicable content owner and may be protected by applicable copyright or other law. This License gives you no rights to such content.
5. **YOU CANNOT:**
 - You cannot, make (or allow anyone else make) copies, whether digital, printed, photographic or others, except for backup reasons. The number of copies should be limited to 2. The copies should be exact replicates of the original (in paper or electronic format) with all copyright notices and logos.
 - You cannot, place (or allow anyone else place) the evaluation report on an electronic board or other form of on line service without authorisation.
6. **INDEMNIFICATION.** You agree to indemnify and hold harmless Dedicated Systems Experts against any damages or liability of any kind arising from any use of this product other than the permitted uses specified in this agreement.
7. **DISCLAIMER OF WARRANTY.** All documents published by Dedicated Systems Experts on the World Wide Web Server or by any other means are provided "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. This disclaimer of warranty constitutes an essential part of the agreement.
8. **LIMITATION OF LIABILITY.** Neither Dedicated Systems Experts nor any of its directors, employees, partners or agents shall, under any circumstances, be liable to any person for any special, incidental, indirect or consequential damages, including, without limitation, damages resulting from use of OR RELIANCE ON the INFORMATION presented, loss of profits or revenues or costs of replacement goods, even if informed in advance of the possibility of such damages.
9. **ACCURACY OF INFORMATION.** Every effort has been made to ensure the accuracy of the information presented herein. However Dedicated Systems Experts assumes no responsibility for the accuracy of the information. Product information is subject to change without notice. Changes, if any, will be incorporated in new editions of these publications. Dedicated Systems Experts may make improvements and/or changes in the products and/or the programs described in these publications at any time without notice. Mention of non-Dedicated Systems Experts products or services is for information purposes only and constitutes neither an endorsement nor a recommendation.
10. **JURISDICTION.** In case of any problems, the court of BRUSSELS-BELGIUM will have exclusive jurisdiction.

Agreed by downloading the document via the internet.

1	Document Intention.....	6
1.1	Purpose and scope	6
1.2	Document issue: the 2.9 framework	6
1.3	Related documents	7
2	Introduction	8
2.1	Overview	8
2.2	Evaluated (RTOS) product.....	8
2.2.1	Software	8
2.2.2	Hardware	8
3	Evaluation results summary.....	9
3.1	Positive points	9
3.2	Negative points	9
3.3	Ratings	9
4	Test Results.....	10
4.1	Calibration system test (CAL)	10
4.1.1	Tracing overhead (CAL-P-TRC).....	10
4.1.2	CPU power (CAL-P-CPU)	11
4.2	Clock tests (CLK)	13
4.2.1	Operating system clock setting (CLK-B-CFG)	13
4.2.2	Clock tick processing duration (CLK-P-DUR)	13
4.3	Thread tests (THR)	15
4.3.1	Thread creation behaviour (THR-B-NEW)	15
4.3.2	Round robin behaviour (THR-B-RR)	15
4.3.3	Thread switch latency between same priority threads (THR-P-SLS).....	16
4.3.4	Thread creation and deletion time (THR-P-NEW).....	19
4.4	Semaphore tests (SEM).....	23
4.4.1	Semaphore locking test mechanism (SEM-B-LCK)	23
4.4.2	Semaphore releasing mechanism (SEM-B-REL).....	23
4.4.3	Time needed to create and delete a semaphore (SEM-P-NEW).....	23
4.4.4	Test acquire-release timings: contention case (SEM-P-ARN)	26
4.4.5	Test acquire-release timings: contention case (SEM-P-ARC)	28
4.5	Mutex tests (MUT).....	31
4.5.1	Priority inversion avoidance mechanism (MUT-B-ARC)	31
4.5.2	Mutex acquire-release timings: contention case (MUT-P-ARC)	31
4.5.3	Mutex acquire-release timings: no-contention case (MUT-P-ARN)	33
4.6	Interrupt tests (IRQ)	35
4.6.1	Interrupt latency (IRQ_P_LAT).....	35
4.6.2	Interrupt dispatch latency (IRQ_P_DLT)	36
4.6.3	Interrupt to thread latency (IRQ_P_TLT).....	36
4.6.4	Maximum sustained interrupt frequency (IRQ_S_SUS).....	37
4.7	Memory tests.....	38

Doc: **EVA-2.9-TST-QNX-PPC-65**

Issue: **draft 1.07**

Date: **Nov 7, 2011**

4.7.1	Memory leak test (MEM_B_LEK)	38
5	Appendix A: Vendor comments	39
6	Appendix B: Acronyms	40

Doc: **EVA-2.9-TST-QNX-PPC-65**

 Issue: **draft 1.07**

 Date: **Nov 7, 2011**

DOCUMENT CHANGE LOG

Issue No.	Revised Issue Date	Para's / Pages Affected	Reason for Change
1.00	October 18, 2011	All	Initial draft
1.02	October 20, 2011	All	Adding some figures
1.03	October 22, 2011	All	Comments+ additions
1.04	October 24, 2011	All	Text review
1.05	November 2, 2011	All	Add comments from QNX
1.06	November 6, 2011	Calibration section	Added some new calibration tests
1.07	November 7, 2011	All	Reviewing

1 Document Intention

1.1 Purpose and scope

This document presents the quantitative evaluation results of the QNX Neutrino operating system V6.5 employed on a POWER architecture (POWER PC) based platform, more specifically on a Freescale QorIQ™ P1021 processor.

The layout of this report follows the one depicted in “The OS evaluation template” [Doc. 4]. The test specifications can be found in “The evaluation test report definition.” [Doc. 3]. See section 1.3 of this document for more detailed references. These documents have to be seen as an integral part of this report!

Due to the tightly coupling between these documents, the framework version of “The evaluation test report definition.” has to match the framework version of this evaluation report (which is 2.9). More information about the documents and tests versions together with their corresponding relation between both can be found in “The evaluation framework”, see [Doc. 1] in section 1.3 of this document.

The generic test code used to perform these tests can be downloaded from our website by using the link in the related documents section.

1.2 Document issue: the 2.9 framework

This document shows the test results in the scope of the evaluation framework 2.9.

2 Introduction

This chapter talks about the OS that we are going to test and evaluate, and the hardware on which the OS under testing will be employed.

2.1 Overview

QNX Software Systems Ltd was founded in 1980 and has been always focused on delivering solutions for the embedded systems market.

One of the main differences between QNX and other RTOS is the fact that QNX is built around the POSIX API standard. This has its advantages as a lot of code for Linux based platforms can be compiled and run on QNX Neutrino. However, bear in mind that we are discussing a real-time operating system here.

QNX Neutrino is based on true microkernel architecture with message-based inter-process communication. For instance, drivers are just applications with special privileges, and as such they cannot crash the kernel. The concept of kernel modules which is the case in Linux is not needed here, which makes QNX Neutrino a very stable product.

Furthermore, QNX Neutrino was initially built-up as a multi-processor capable operating system (both SMP and AMP). Nowadays, this is a very important asset in today's multi- and many-core business.

2.2 Evaluated (RTOS) product

2.2.1 Software

The operating system that we are going to evaluate is the QNX NEUTRINO RTOS v6.5.0 including patch 2530, from QNX Software Systems Ltd.

2.2.2 Hardware

The hardware that was used for executing our tests for the QNX Neutrino RTOS was the Freescale QorIQ P1021 Modular Development System (MDS) board from Freescale with the following characteristics:

- Using the P1021 QorIQ™ communication processor.
- Power Architecture (P1021) dual core e500 processor running at 800 MHz (for the tests in this report, we disable one of the cores). As we use one core only, the results should be the same as on a P1012 board. The only difference between these two processors is the number of cores.
- L1 Cache: 32KB instruction and 32KB data cache (for each core)
- L2 Cache: 256KB (shared between cores, but tests run with one core only). Eight-way set-associative cache organization with 32-byte cache lines.
- 512MB DDR3 RAM (SODIMM) with ECC support running at 800MHz

3 Evaluation results summary

Following is a summary of the results of evaluating the QNX NEUTRINO RTOS v6.5.0, from QNX Software Systems Ltd.

3.1 Positive points








- Excellent architecture for a robust and distributed system.
- Very fast and predictable performance.
- Large number of board support packages (BSP) and drivers (the source for most of them is available for public) which can be easily downloaded.
- The availability of documentation which can be considered more than the average.
- Efficient and user friendly Integrated Development Environment (IDE)

3.2 Negative points

- Not all code is available in source code. Customers can apply for source access.

3.3 Ratings

For a description of the ratings, see [Doc. 3].

RTOS Architecture	0		10
OS Documentation	0		10
OS Configuration	0		10
Internet Components	0		10
Development Tools	0		10
BSPs	0		10
Support	0		10

4 Test Results

Test Results 0  10

QNX 6.5 has very good performance characteristics which guarantee the real-time behaviour.

4.1 Calibration system test (CAL)

These tests are used to calibrate the tracing overhead compared with the processing power of the platform. This is important to understand the accuracy of the measurements done in scope of this report.

They are used also for measuring the processing power of the platform. This calibration permits comparison with the results on other platforms.

4.1.1 Tracing overhead (CAL-P-TRC)

As the Freescale QorIQ P1021 MDS board supports just PCI Express, we used the on-chip hardware timers that are located in the PIC (Programmable Interrupt controller) as time reference for our measurements.

This test calibrates the tracing system overhead. It is related to the hardware more than to the OS itself, but it is needed to correct the measured times.

In the rest of the document, the tracing overhead is subtracted from the obtained results.

For tracing, a timer running at 50 MHz in the PIC was used. Reading out these timers takes some overhead of course. As the PIC is located at the first level of the system bus and has a direct connection with the CPU, we expect low latency accesses to it. Indeed this is true: minimal timer read latency is around 60ns, while the worst case was 120ns (only a couple of samples on 16000). As our timer is running at 50MHz, resolution is anyhow 20ns only. Tracing overhead is thus minimal, with a little jitter. This jitter is still less than 0.1 µseconds.

So in general, the results in this report are correct to +/- 0.1 µseconds. Therefore the results shown in the tables are rounded to the closest 0.1 microseconds.

4.1.1.1 Test results

Test	result
Number of samples	16000
Average tracing overhead	80 ns
minimum tracing overhead	60 ns
maximum tracing overhead	120 ns

4.1.2 CPU power (CAL-P-CPU)

This test will calibrate the CPU performance and the memory bandwidth of the used platform. This test is measured in different situations: from the situation where code and data are cached, until the situation where neither code nor data are cached. With such different situation tests, the effects of the cache can be calculated.

We have been seriously reworking this test lately. The CPU test uses only one data address. The non-cached version is more than 512KB in size (instructions) so it does not fit in the L2 cache. The cached version uses a loop (a bit unrolled to have a small loop overhead but so it fits in the L1 I-cache and it uses only two data words). The instruction cache test is done twice.

4.1.2.1 Test results

The results for our standard platform (Pentium MMX 200 MHz) are shown below:

Test	no cache	cached	cache effect
CPU test: first load.	884.3 us		
CPU test: ICache effect	872.0 us	136.9 us	6.2
MEM write test	394.4 us	392.3 us	1.0
MEM read test	661.9 us	407.0 us	1.7
Average caching effect (CPU and MEM)			3.0

On the P1021 PPC platform, the same test gives following results:

Test	no cache	cached	cache effect
CPU test: first load.	173.9 us		
CPU test: ICache effect	174.1 us	94.8 us	1.8
MEM write test	62.2 us	27.4 us	2.3
MEM read test	121.4 us	27.7 us	4.4
Average caching effect (CPU and MEM)			2.8

These results were strange: why were the executions running so slow in cache compared with the other platforms? Even more strange is that the further tests in the report show that the results are very good.

So what's going on? It seems that the PPC is very sensitive to memory access ordering, which can seriously slow down software if memory accesses have to be ordered. A write/read cycle from the same memory will take a long time. If you can adapt the code so that there is more time between the write and the following read at the same memory address (for instance by interleaving accesses with execution), then the reads are much less blocked.

We redid the same test after adapting our code a bit. Our initial code was X times:

```
iDummy++; /* iDummy being an volatile int, so compiler can not optimize it away */
```

which translates into three assembler instructions: load, increment, store

We replace this now with X/2 times:

```
a = iDummy1; /* a local register variable, iDummyX being volatile */
b = iDummy2; /* iDummy2 is located on another location then iDummy1 */
a++; b++;
iDummy1 = a;
iDummy2 = b
```

And these are the new results:

Test	no cache	cached	cache effect
CPU test: first load.	173.9 us		
CPU test: ICache effect	174.1 us	52.4 us	5.2
New Average caching effect (CPU and MEM)			4.0

The results are clear: the adapted algorithm is almost twice as fast although the same amount of instructions was processed and the number of memory accesses was also the same. With the adapted code, the results come in the neighborhood of the ARM processor.

There are still differences; the un-cached execution speed is faster compared with the Cortex-A8 on the Beagle, while it is slower if cached. It could be that the slower cached speed comes from cache coherency protocols (as this is a double core processor), but that is speculation of course.

Anyhow, benchmarking a processor is complicated as different CPUs can be optimized in different ways. Only testing your code will show you how it impacts your specific code.

4.2 Clock tests (CLK)

The clock test measures the time that an operating system needs to handle its clock interrupt. On the tested platform, the clock tick interrupt is set on the highest hardware interrupt level, interrupting any other thread or interrupt handler.

4.2.1 Operating system clock setting (CLK-B-CFG)

This test is done in order to examine the setting of the clock tick period in the operating system. This test shows the default clock timing as they are set by the OS.

For this test, the `nanosleep()` POSIX function call is used. Following POSIX, the delay should be based on the clock tick. The “`nanosleep`” function always pauses for at least its specified time, but however it can take up to one clock tick more than its specified time until the process becomes run-able again.

As the OS cannot know when the next tick will occur, it will add the time of one tick and round it up to the higher tick. Using `nanosleep(0)` thus will wake up on next tick.

4.2.1.1 Test results

Test	result
Test succeeded	Yes
Tested clock period	1ms
Clock period adaptable	YES, using <code>ClockPeriod()</code> .

4.2.2 Clock tick processing duration (CLK-P-DUR)

This test is done for examining the clock tick processing duration in the kernel. The test results are extremely important as the clock interrupt will disturb all the other performed measurements.

The bottom line of the figures in section 4.2.2.2 represents the normal loop time of the test if no clock interrupt occurs during the test loop. The upper line is generated by the samples when a clock interrupt occurred during the loop. The difference between the two lines is the clock tick processing duration.

Clock tick duration of only 1.1 μ s is extremely fast for such a platform. Also, a worst case of approximately 7 μ s is very good! It is actually better than the Atom Z540, while we are running only half the clock speed. The worst case is even a little bit better than the results on the ARM Cortex-A8 running at 1GHz.

These good results will improve worst case latencies, which can be found back in the interrupt stress test, where this QNX/platform combination achieves extraordinary results.

4.2.2.1 Test results

Test	result
CLOCK_LOOP_COUNTER	5000
Normal busy loop time	81.2 μ s

Test	result
Busy loop time with clock interrupt	82.3 μ s (88.1 μ s worst case)
Clock interrupt duration	1.1 μ s up to 6.9 μ s

4.2.2.2 Diagrams




Figure 1: RTOS clock tick duration.




Figure 2: RTOS clock tick duration, detail.

4.3 Thread tests (THR)

These tests are used to measure the performance of the scheduler.

4.3.1 Thread creation behaviour (THR-B-NEW)

This test will examine the behaviour of creating threads. Does the operating system behave as it should be as long as it is considered being a real-time operating system? Following scenarios are tested:

- If a thread is created with a lower priority than the creating thread, then are we sure that it is not activated until the creating thread is finished?
- If a thread is created with the same priority as the creating thread, will it be put at the ready tail?
- When yielding after the creation in the above test, does the newly created thread becomes active?
- If a thread is created with a higher priority than the creating thread, is it then immediately activated?

This test succeeded without any problems.

4.3.1.1 Test results

Test	result
Test succeeded	YES
Lower priority not activated?	YES
Same priority at tail?	YES
Yielding works?	YES
Higher priority activated?	YES

4.3.2 Round robin behaviour (THR-B-RR)

This test checks if the scheduler uses a fair round robin mechanism when threads are having the same priority and all of them are in the ready-to-run state (and using the SCHED_RR scheduling policy)!

No problems were detected here. The round robin behaviour reschedules a thread each 4 clock ticks.

4.3.2.1 Test results

Test	result
Test succeeded	Yes
RR Time slice following this test	4 ms

4.3.3 Thread switch latency between same priority threads (THR-P-SLS)

This test measures the time to switch between threads of the same priority. Therefore, threads have to yield the processor voluntary for the other threads to use it.

In this test, we use the SCHED_FIFO policy; otherwise it would be possible that a round-robin clock event occurs between the yield and the trace, so that the thread activation is not seen in the trace.

This test was performed several times, and each time using a higher number of threads in order to generate the worst case behaviour. If more threads are active, then the caching effect will be obvious in a way that the thread context will not reside anymore in the L1 cache once we have enough threads and even not in the L2 cache later on. You can see this on the diagrams, as there is much more variation and the minimal value is about a factor three larger when running 1000 threads.

Further, you will clearly see the influence of clock interrupts (causing the higher values in the graphics).

Once there are enough running threads, the clock interrupt will always be un-cached and thus for the 1000 thread tests, the clock interrupts always generate a delay of approximately 1µs, even with 1000 threads this stays less than 1.5µs.



Results are almost as good as on the ARM Cortex-A8 (besides the clock interrupt, which is worse on ARM).



4.3.3.1 Test results

Test	result
Test succeeded	YES

Test	Sample qty	Avg	Max	Min
Thread switch latency, 2 threads	32639	0.7 µs	6.1 µs	0.7 µs
Thread switch latency, 10 threads	32635	0.7 µs	8.1 µs	0.6 µs
Thread switch latency, 128 threads	32576	1.0 µs	4 µs	0.8 µs
Thread switch latency, 1000 threads	32140	1.7 µs	3.4 µs	1.4 µs

4.3.3.2 Diagrams





4.3.4 Thread creation and deletion time (THR-P-NEW)

This test examines the time for creating a thread, and the time for deleting a thread in different scenarios:

- Scenario 1 “never run”: The created thread has a lower priority than the creating thread and is deleted before it has any chance to run. No thread switch occurs in this test.
- Scenario 2 “run and terminate”: The created thread has a higher priority than the creating thread and will be activated. The created thread immediately terminates itself (thread does nothing).
- Scenario 3 “run and block”: The same as the previous scenario (scenario 2: run and terminate), but the created thread does not terminate (it lowers its priority when it is activated).

In the scenarios where the thread actually runs (2, 3), the creation time is the duration from the system call creating the thread until the time when the created thread is activated. For the “never run” scenario, the creation time is the duration of the system call.

Clearly, the performance is much better than on our reference platform (Pentium 200MHz MMX) by a factor 4 or even more. Compared with the Z540 Atom platform, the performance is about half of the Atom. The performance is similar as on the ARM Beagle board.

As this processor has more cache than the evaluated ARM, the results are more stable (like on the ATOM).



You can see some spikes at start of test due to more cache misses.



4.3.4.1 Test results



Test	result
Test succeeded	YES

Test	Sample qty	Avg	Max	Min
Thread creation, never run	16320	35 µs	41.6µs	34.7 µs
Thread deletion, never run	16320	28 µs	72.2 µs	27.7 µs
Thread creation, run and terminate	16320	34.2 µs	38.5 µs	33.9 µs
Thread deletion, run and terminate	16320	3.07 µs	14.2 µs	3 µs
Thread creation, run and block	16320	34.5 µs	42 µs	34.2 µs
Thread deletion, run and block	16320	28.5 µs	72.8 µs	28.2 µs

4.3.4.2 Diagrams







4.4 Semaphore tests (SEM)

This test examines the performance and the behaviour of the counting semaphore. The counting semaphore is a system object that can be used to synchronize threads.

4.4.1 Semaphore locking test mechanism (SEM-B-LCK)

In this test, we will experiment if the counting semaphore locking mechanism works as it is expected to do. The $P()$ call should block only when the count is zero. The $V()$ call should increment the semaphore counter. In the case where the semaphore counter is zero, the $V()$ call should cause a rescheduling by the OS: indeed blocked threads may become active.

The semaphore behaves correctly as a protection mechanism.

4.4.1.1 Test results

Test	result
Test succeeded	YES
Maximum semaphore value?	Limited by the "int" type
Rescheduling on free?	OK

4.4.2 Semaphore releasing mechanism (SEM-B-REL)

This test verifies that the highest priority thread being blocked on a semaphore will be released by the release operation. This should be independent of the order of the acquisitions taking place.

QNX passed this test.

4.4.2.1 Test results

Test	result
Test succeeded	YES

4.4.3 Time needed to create and delete a semaphore (SEM-P-NEW)

This test is done to get an insight about the time needed to create a semaphore and the time to delete it. The deletion time is checked in two cases:

- The semaphore is used between the creation and deletion.
- The semaphore is NOT used between the creation and deletion.

Remark that although we do not use "named" semaphores, there seems to be a system call required to create/delete a semaphore.

At start up, there is a peak probably caused by caching.


As usual, the clock tick interrupt is seen.



4.4.3.1 Test results


Test	result
Test succeeded	YES

Test	Sample qty	Avg	Max	Min
Semaphore creation time, used	16320	1.0 μ s	15.2 μ s	1.0 μ s
Semaphore deletion time, used	16320	1.0 μ s	7.3 μ s	1.0 μ s
Semaphore creation time, never used	16320	1.0 μ s	15.5 μ s	1.0 μ s
Semaphore deletion time, never used	16320	1.0 μ s	7.7 μ s	1.0 μ s

4.4.3.2 Diagrams







4.4.4 Test acquire-release timings: contention case (SEM-P-ARN)

Here we test the acquisition and release time in the non-contention case. As in this test case the semaphore does not neither block nor cause any rescheduling (thread switch), the duration of the call should be short.

The clock tick is always present.



The PPC running at 800MHz does it well here: in this exercise it is almost twice as fast than the ARM running at 1GHz

4.4.4.1 Test results

Test	result
Test succeeded	YES

Test	Sample qty	Avg	Max	Min
Semaphore acquisition time, no contention	16320	0.7 µs	6.2 µs	0.7 µs
Semaphore release time, no contention	16320	0.7 µs	4.3 µs	0.7 µs

4.4.4.2 Diagrams



4.4.5 Test acquire-release timings: contention case (SEM-P-ARC)

This is performed to test the time needed to acquire and release a semaphore, depending on the number of threads blocked on the semaphore. It measures the time in the contention case when the acquisition and release system call causes a rescheduling to occur.

The aim of this test is to verify whether the number of blocked threads has an impact on these timings or not. So this will answer the question: "how much time the operating system needs to find out the next thread to schedule".

As each thread has a different priority, the question is how these pending thread priorities on a semaphore are handled. To have a more clear view on our test, you can take a look on the expanded diagrams during a small time frame (e.g. one test loop):

- We create 128 threads with different priorities. The creating thread has a lower priority than the threads being created.
- When the thread starts execution, it tries to acquire the semaphore; but as it is taken, the thread stops and the kernel switch back to the creating thread. The time from the acquisition try (which fails) until the creating thread is activated again is called here the "acquisition time". Thus, this time includes the thread switch time.
 Thread creation takes some time, so the time between each measurement point is large compared with most other tests.
- After the last thread is created and is blocked on the semaphore, the creating thread starts to release the semaphore and this is the same number of times as there are blocked threads.
- We start timing at the moment the semaphore is released which in turn will activate the pending thread with the highest priority, which will stop the timing (thus again the thread switch time is included).

Now, the most important part of this test is to see if the number of threads pending on a semaphore has an impact on release times. Clearly, it doesn't, so this is good. You will see the timing is going a bit up instead when fewer threads are pending. This is caused by caching (it is the thread that has been inactive the longest time).



As usual, we find the clock tick back in these diagrams. Also, the PPC looks faster in this test than what you would expect from its clock speed.

4.4.5.1 Test results



Test	result
Test succeeded	YES
Max number of threads pending	128

Test	Sample qty	Avg	Max	Min
Semaphore acquisition time, contented	16287	1.8 μ s	9.3 μ s	1.6 μ s
Semaphore release time, contented	16287	2.3 μ s	14 μ s	1.5 μ s

4.4.5.2 Diagrams



Detailed extract of above



Detailed extract from above

4.5 Mutex tests (MUT)

Here we are going to test the performance and behaviour of the mutual exclusive semaphore.

Although the mutual exclusive semaphore (further called mutex) is mostly explained as being the same as a counting semaphore where the count is one, this is not true. A mutex has a totally different behaviour than semaphores. Mutexes have the concept of "lock owner", and thus they can be used for preventing priority inversions. This is something that cannot be done by semaphores. Therefore it is a bad idea to use semaphores as a critical section protection mechanism.

In scope of the framework, this test will look into detail of a mutex system object that avoids priority inversion.

4.5.1 Priority inversion avoidance mechanism (MUT-B-ARC)

This test will determine if the system call under testing prevents the priority inversion case. Therefore the test will artificially create a priority inversion.

Priority inversion is prevented as expected.

4.5.1.1 Test results

Test	result
Priority inversion avoidance system call present	Yes
System call used	pthread_mutex_lock
Test succeeded	YES
Priority inversion avoided	YES
Mechanism used if any?	pthread_mutexattr_setprotocol: PTHREAD_PRIO_INHERIT

4.5.2 Mutex acquire-release timings: contention case (MUT-P-ARC)

This is the same test as above, but performed in a loop. In this case, the time is measured to acquire and release the mutex in the priority inversion case.

Remark that the acquisition enforces a thread switch. The acquiring thread is blocked and the one having the lock is released. The time is measured from the request for the mutex acquisition to the lower priority thread having the lock being activated.

Before the release, an intermediate priority level thread is activated (between the low priority one having the lock and the high priority one asking the lock). Due to the priority inheritance, this thread does not start to run (the low priority thread having the lock inherited the high priority of the thread asking the lock).

The release time is measured from the release call until the thread requesting the mutex is activated, so it also includes a thread switch.


As usual, the clock ticks can be clearly seen. Again the PPC is faster than the higher clocked ARM.


4.5.2.1 Test results

Test	result
Test succeeded	Yes

Test	Sample qty	Avg	Max	Min
Mutex acquisition time, contention	16320	1.4 μ s	3.7 μ s	1.3 μ s
Mutex release time, contention	16320	1.9 μ s	9.3 μ s	1.9 μ s

4.5.2.2 Diagrams:





4.5.3 Mutex acquire-release timings: no-contention case (MUT-P-ARN)

This test measures the overhead of using a lock when it is not locked by another thread. Good designed software will use non-contended locks most of the time and only in some rare cases the lock will be taken by another thread.

Therefore, it is important that the non-contention case should be fast. Remark that this is possible only if the CPU supports some type of atomic instruction, so that no system call is needed when no contention is detected. Clearly, this is the case for QNX; probably no system call is issued. Anyhow, the time it requires starts to be too small to measure.



As in all diagrams, the clock tick shows up again.

4.5.3.1 Test results

Test	result
Test succeeded	Yes

Test	Sample qty	Avg	Max	Min
Semaphore acquisition time, no contention	16320	0.2 µs	6.6 µs	0.12 µs
Semaphore release time, no contention	16320	0.2 µs	3.0 µs	0.2 µs

4.5.3.2 Diagrams:



4.6 Interrupt tests (IRQ)

The performance of the interrupt handling in the operating system and hardware is tested here.

In a real-time system, interrupt handling is a major part of the system. Indeed, such systems are typically event driven.

For these tests, interrupts are generated by another General Purpose Timer in the chip (we use already one for tracing purposes). This timer has an independent programmable wrap around timer, so it is not influenced by the RTOS clock. As such, we can guarantee that the independent interrupt source is not synchronised in any way with the platform under test.

4.6.1 Interrupt latency (IRQ_P_LAT)


This test measures the time it takes to switch from a running thread to an interrupt handler. The time is measured from the moment the running thread is interrupted which means that it does not measure the hardware interrupt latency.

The results are very good, even a bit better than the ARM and much better than the Atom.

4.6.1.1 Test results

Test	Sample qty	Avg	Max	Min
Interrupt latency (from thread to isr)	600	0.4 us	2.6 us	0.4 us

4.6.1.2 Diagrams



4.6.2 Interrupt dispatch latency (IRQ_P_DLT)


This test measures the time it takes to switch from the interrupt handler back to the interrupted thread.

These results are very good and even much better than the (faster) Atom platform. They are about the same as on the ARM.

4.6.2.1 Test results

Test	Sample qty	Avg	Max	Min
Dispatch latency from interrupt handler	600	0.5 us	3.3 us	0.4 us

4.6.2.2 Diagrams



4.6.3 Interrupt to thread latency (IRQ_P_TLT)

4.6.3.1 Test results

This test measures the time it takes to switch from the interrupt handler to the thread that is activated from the interrupt handler.


This test is done by allowing the interrupt handler to emit an event which releases a blocked thread. This blocking thread has the highest priority in the system. There is also a low priority thread looping. So the measurement takes the time from the interrupt handler to the blocked thread (as a consequence this includes a thread switch).

Results are similar as on tested 1GHz Corex-8 ARM platform, but clearly more stable (the larger cache size could play a role here).

4.6.3.2 Test results

Test	Sample qty	Avg	Max	Min
Latency from ISR to waken-up thread	32639	0.8 us	2.0 us	0.8 us

4.6.3.3 Diagrams



4.6.4 Maximum sustained interrupt frequency (IRQ_S_SUS)

This test measures the probability that an interrupt is missed. Is the interrupt handling duration stable and predictable?

The test is done on three levels:

- 1000 interrupts, initial phase: a fast test just to see where we have to start searching.
- 1 000 000 interrupts, second phase based on the results from the first phase. This test still takes less than a minute and gives already accurate results.
- 1000 000 000 interrupts, takes more than 24 hours: to verify stability, therefore we cannot run a lot of tests, especially when it comes to large interrupt latencies.

We have a new record breaker here! The combination of QNX with this PPC platform achieves extraordinary results. Compare this with the other platforms tested, all running QNX 6.5:

- ARM Cortex-8 at 1GHz on Beagle-XM: 23 us
- Atom Z540 at 1.86 GHz: 15 us
- Freescale QorIQ P1021 at 800 MHz: 6.5 us

Clearly a fast clock interrupt helps a lot here!

4.6.4.1 Test results

Interrupt period	#interrupts generated	#interrupts serviced	#interrupts lost
4.0 us	100 000	99 997	3
4.5 us	100 000	99 998	2
5.0 us	100 000	100 000	0
5.0 us	1 000 000	999 998	2
6.0 us	1 000 000	1 000 000	0
6.0 us	100 000 000	99 999 999	1
6.5 us	100 000 000	100 000 000	0
6.5 us	1 000 000 000	1 000 000 000	0

4.7 Memory tests

This test examines the memory leaks of OS.

4.7.1 Memory leak test (MEM_B_LEK)

OS objects are often in a separate pool of memory. Detecting leaks by variously mixing calls to the system APIs will determine if there are some problems that may occur only after long runs.

This test continuously create/remove objects in the operating system (threads, semaphores, mutexes ...).

Test	result
Test succeeded	YES
Test duration (how long we let the endless loop run)	>10h
Number of main test loops done	> 50 000



Doc: **EVA-2.9-TST-QNX-PPC-65**

Issue: **draft 1.07**

Date: **Nov 7, 2011**

5 Appendix A: Vendor comments

6 Appendix B: Acronyms

Acronym	Explanation
API	Application Programmers Interface: calls used to call code from a library or system.
BSP	Board Support Package: all code and device drivers to get the OS running on a certain board
DSP	Digital Signal Processor
FIFO	First In First Out: a queuing rule
GPOS	General Purpose Operating System
GUI	Graphical User Interface
IDE	Integrated Development Environment (GUI tool used to develop and debug applications)
IRQ	Interrupt Request
ISR	Interrupt Servicing Routine
MMU	Memory Management Unit
OS	Operating System
PCI	Peripheral Component Interconnect: bus to connect devices, used in all PCs!
PIC	Programmable Interrupt Controller
PMC	PCI Mezzanine Card
PrPMC	Processor PMC: a PMC with the processor
RTOS	Real-Time Operating System
SDK	Software Development Kit
SoC	System on a Chip